

## **CL74AUP1G32 Low-Power Single 2-Input Positive-OR Gate**

## **General Description**

This single 2-input positive-OR gate is designed for 0.8-V to 3.6-V VCC operation.

The CL74AUP1G32 performs the Boolean function Y = A+B in positive logic.

The CMOS device has high output drive while maintaining low static power dissipation over a broad V<sub>CC</sub> operating range.

The CL74AUP1G32 device is available in a variety of packages, including SOT23-5, SC70.

## **Ordering Information**

Part Number	Marking	Package
CL74AUP1G32_235	P32XW	SOT-23-5
CL74AUP1G32_70	PIXW	SC70

#### **Features**


- Inputs Accept Voltages 0.8V to 3.6 V
- Max Tpd of 5 ns at 3.3 V
- Low Static-Consumption, 0.9-μA Max Icc
- Low Noise Overshoot and Undershoot<10% of V<sub>CC</sub>
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at Input(V<sub>hys</sub>= 250mV Typical 3.3V)
- 3.6V I/O Tolerant to Support Mixed-Mode Signal Operation
- Suitable for Point-to-Point Applications
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 1000-V Charged-Device Model (C101)

## **Applications**

- ATCA Solutions
- Active Noise Cancellation (ANC)
- Barcode Scanner
- Blood Pressure Monitor
- CPAP Machine
- Cable Solutions
- DLP 3DMachine Vision, Hyperspectral Imaging, Optical Networking, and Spectroscopy
- E-Book
- Embedded PC
- Field Transmitter: Temperature or Pressure Sensor
- Fingerprint Biometrics
- HVAC: Heating, Ventilating, and Air Conditioning

## **Pin Configuration**



# Simplified Schematic





Pin Name	Pin No.	Pin Function
Α	1	Input
В	2	Input
GND	3	Ground
Υ	4	Output
VCC	5	Power pin

# Absolute Maximum Ratings (Note1)

• V <sub>cc</sub>	-0.5V to $+4.6V$
• V <sub>1</sub>	-0.5V to $+4.6V$
$ullet$ $V_O$ (Voltage range applied to any output in the high-impedance or power-off state)	0.3V to +4.6V
$ullet$ $V_O(\mbox{Voltage range applied to any} \mbox{ output in the high or slow state})$	-0.3V to $V_{CC}$ +0.3V
• Input clamp current	
• Output clamp current	50mA
• Continuous output current	±20mA
• Storage Temperature	65°C to 150°C

# **Recommended Operating Conditions**

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units	
Supply voltage	$V_{CC}$	Operating	0.8		3.6	V	
Input voltage	Vı		0		3.6	V	
Output voltage	Vo		0		VCC	V	
		V <sub>CC</sub> = 0.8V	V <sub>cc</sub>				
	V <sub>IH</sub>	V <sub>CC</sub> = 1.1V to 1.95V	0.65 xV <sub>cc</sub>			V	
High- level input voltage		V <sub>CC</sub> = 2.3V to 2.7V	1.6				
		V <sub>CC</sub> = 3V to 3.6V	2				
		V <sub>CC</sub> = 0.8V			0		
Low- level input voltage	V <sub>IL</sub>	V <sub>CC</sub> = 1.1V to 1.95V			0.35 x V <sub>cc</sub>		
		V <sub>CC</sub> = 2.3V to 2.7V			0.7	V	
		V <sub>CC</sub> = 3V to 3.6V			0.9		



		V <sub>CC</sub> = 0.8V		-20	uA
		V <sub>CC</sub> = 1.1V		-1.1	
High lovel output current		V <sub>CC</sub> = 1.4V		-1.7	
High- level output current	I <sub>OH</sub>	V <sub>CC</sub> = 1.65V		-1.9	mA
		V <sub>CC</sub> = 2.3V		-3.1	
		V <sub>CC</sub> = 3V		-4	
		$V_{CC} = 0.8V$		20	uA
		V <sub>CC</sub> = 1.1V		1.1	
Low- level output current		V <sub>CC</sub> = 1.4V		1.7	
Low- level output current	l <sub>OL</sub>	V <sub>CC</sub> = 1.65V		1.9	mA
		V <sub>CC</sub> = 2.3V		3.1	
		V <sub>CC</sub> = 3V		4	
Input transition rise or fall rate	ΔΤ/ΔV	V <sub>CC</sub> = 0.8V to 3.6V		200	ns/V
Operating temperature	$T_A$		-40	85	$^{\circ}$

# **Electrical Characteristics**


Parameter	Symbol	Test Conditions	Min	Тур	Max	Units	
		V <sub>CC</sub> = 0.8~3.6V, I <sub>OH</sub> = -20uA	V <sub>CC</sub> -0.1				
		V <sub>CC</sub> = 1.1V, I <sub>OH</sub> = -1.1mA	0.75 xV <sub>cc</sub>				
		V <sub>CC</sub> = 1.4V, I <sub>OH</sub> = -1.7mA	1.11				
High lovel output voltage	V	V <sub>CC</sub> = 1.65V, I <sub>OH</sub> = -1.9mA	1.32			V	
High- level output voltage	$V_{OH}$	V <sub>CC</sub> = 2.3V, I <sub>OH</sub> = -2.3mA	2.05			V	
		V <sub>CC</sub> = 2.3V, I <sub>OH</sub> = -3.1mA	1.9				
		V <sub>CC</sub> = 3V, I <sub>OH</sub> = -2.7mA	2.72				
		V <sub>CC</sub> = 3V, I <sub>OH</sub> = -4mA	2.6				
	V <sub>OL</sub>	$V_{CC} = 0.8^{\circ}3.6V$ , $I_{OL} = 20uA$			0.1	V	
		$V_{CC} = 1.1V$ , $I_{OL} = 1.1mA$			0.3 xV <sub>CC</sub>		
		$V_{CC} = 1.4V$ , $I_{OL} = 1.7mA$			0.31		
Low lovel output voltage		V <sub>CC</sub> = 1.65V, I <sub>OL</sub> = 1.9mA			0.31		
Low- level output voltage		$V_{CC} = 2.3V$ , $I_{OL} = 2.3mA$			0.31		
		$V_{CC} = 2.3V$ , $I_{OL} = 3.1mA$			0.44	1	
		$V_{CC} = 3V$ , $I_{OL} = 2.7mA$			0.31		
		$V_{CC} = 3V$ , $I_{OL} = 4mA$			0.44		
Input leakage current	I <sub>I</sub>	$V_{IN}$ = 3.6V or GND, $V_{CC}$ = 0~3.6V			0.1	uA	
Power off leakage current	I <sub>OFF</sub>	$V_1$ or $V_0$ =0V to 3.6V, $V_{CC}$ =0V			0.2	uA	
Supply current I <sub>cc</sub>		$V_{I}$ = GND or ( $V_{CC}$ to 3.6V), $I_{OUT}$ =0, $V_{CC}$ =0.8~3.6V			0.5	uA	
Additional supply current per input pin	$\Delta I_{cc}$	V <sub>I</sub> = V <sub>CC</sub> -0.6V, I <sub>OUT</sub> =0			40	uA	






# **Switching Characteristics**


Parameter	Symbol	Test Conditions		Min	Тур	Max	Units
		$V_{CC} = 0.8V$			24		
		$V_{CC} = 1.2V \pm 0.1V$ ,		3.6	9.9	17	
Propagation delay from	<b>-</b>	$V_{CC} = 1.5V \pm 0.1V$ ,	C <sub>L</sub> =15pF	2.3	7.2	11.5	
input(A or B) to output(Y)	$T_{PD}$	V <sub>CC</sub> = 1.8V±0.15V	$R_L=1M\Omega$	1.6	5.8	9.1	ns
		V <sub>cc</sub> = 2.5V±0.2V	]	1	4.3	6.2	
		$V_{CC} = 3.3V \pm 0.3V$		1	3.4	5	



### **Parameter Measurement Information**



VCC	VCC INPUTS V		INPUTS		6	Б
VCC	Vı	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	$C_L$	$R_L$	
0.8V	$V_{CC}$	≦2ns	V <sub>cc</sub> /2	15pF	1M $\Omega$	
$1.2V \pm 0.1V$	$V_{CC}$	≦2ns	V <sub>cc</sub> /2	15pF	1M $\Omega$	
1.5V ± 0.1V	$V_{CC}$	≦2ns	V <sub>cc</sub> /2	15pF	1M $\Omega$	
1.8V ± 0.15V	$V_{cc}$	≦2ns	V <sub>cc</sub> /2	15pF	1M $\Omega$	
2.5V ± 0.2V	3V	<b>≤2.5ns</b>	1.5V	15pF	1M $\Omega$	
$3.3V \pm 0.3V$	V <sub>cc</sub>	<b>≤2.5ns</b>	V <sub>cc</sub> /2	15pF	1M $\Omega$	




Voltage Waveform Propagation Delay Times Inverting and Non Inverting Outputs

Notes: A. C<sub>L</sub> includes probe and jig capacitance

B. All pulses and supplied at pulse repetition rate ≤ 10MHz

C. The Inputs are measured separately one transition per measurement

D.  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  are the same as  $t_{\text{PD}}$ 



### **IC Operation Information**

#### **Basic Operation**

This single 2-input positive-OR gate that operates from 0.8 V to 3.6 V and performs the Boolean

function Y = A + B or  $Y = \overline{A \bullet B}$  in positive logic. The AUP family of devices has quiescent power consumption less than 1  $\mu$ A. This device is fully specified for partial-power-down applications using loff. The loff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered. The loff feature also allows for live insertion.

#### **Function Block Diagram**



#### **Feature Description**

- Wide operating Vcc range of 0.8V to 3.6V.
- 3.6-V I/O tolerant to support down translation.
- Input hysteresis allows slow input transition and better switching noise immunity at the input.
- Ioff feature allows voltages on the inputs and outputs when  $V_{\text{CC}}$  is 0 V.
- Low noise due to slower edge rates.

#### **Device Functional Table**


INP	UTS	OUTPUT
Α	В	Y
Н	X	Н
X	Н	Н
L	L	L

#### **IC Application Information**

The AUP family is the solution to the industry's low-power needs in battery-powered portable applications. This family ensures a very low static and dynamic power consumption across the entire VCC range of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity. It has a small amount of hysteresis built in allowing for slower or noisy input signals. The lowered drive produces slower edges and prevents overshoot and undershoot on the outputs.

The AUP family of single gate logic makes excellent translators for the new lower voltage Microprocessors that typically are powered from 0.8 V to 1.2 V. They can drop the voltage of peripheral drivers and accessories that are still powered by 3.3 V to the new uC power levels.

#### **Typical Application**



#### **Design Requirements**

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits

#### **Detailed Design Procedure**

- 1. Recommended Input conditions:
  - Rise time and fall time specs. See  $(\Delta t/\Delta V)$
  - Specified high and low levels. See ( $V_{IH}$  and  $V_{IL}$ )
  - Inputs are overvoltage tolerant allowing them to go as high as 3.6 V at any valid  $V_{CC}$
- 2. Recommended output conditions:
  - Load currents should not exceed 20 mA on the output and 50 mA total for the part
  - Outputs should not be pulled above V<sub>CC</sub>




#### **Power Supply Recommendations**

The power supply can be any voltage between the Min and Max supply voltage rating located in the Recommended Operating Conditions table. Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply,  $0.1~\mu F$  is recommended; if there are multiple VCC pins, then  $0.01~\mu F$  or  $0.022~\mu F$  is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A  $0.1~\mu F$  and a  $1~\mu F$  are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### **Layout Considerations**


When using multiple-bit logic devices, inputs should never float.


In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Below figure specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or VCC, whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the I/Os, so they cannot float when disabled.





# Package Information SOT23-5






COMMON DIMENSIONS (UNITS OF MEASURE=MILLIMETER)


	SYMBOL	MIN	NOM	MAX
	Α		1	1.25
	A1	0	ı	0.15
	A2	1.00	1.10	1.20
	A3	0.60	0.65	0.70
4	م	0.34	ı	0.45
<b>A</b>	b1	0.34	0.38	0.41
4	С	0.12	ı	0.20
4	c1	0.12	0.15	0.16
	D	2.826	2.926	3.026
	E	2.60	2.80	3.00
B	E1	1.526	1.626	1.700
	е	0.90	0.95	1.00
	e1	1.80	1.90	2.00
⋬	K	0	ı	0.20
		0.30	0.40	0.60
	L1		0.59REF	
	L2		0.25BSC	
◬	М	0.10	0.15	0.20
	R	0.05	1	0.20
	R1	0.05	1	0.20
	θ	0,	1	8°
	θ 1	8*	10°	12°
	θ 2	10*	12°	14*


Notes: 1. Dummy pin may differ or may not be present.






# Package Information SC70







COMMON DIMENSIONS
(UNITS OF MEASURE=MILLIMETER)

	SYMBOL	MIN	NOM	MAX
	Α	0.80	_	1.10
	A1	0	_	0.10
	A2	0.80	0.90	1.00
	A3	0.40	0.50	0.60
	b	0.17	_	0.30
	b1	0.17	0.22	0.25
3	С	0.12	-	0.20
ß	c1	0.12	0.15	0.16
	D	2.02	2.07	2.12
	E	2.20	2.30	2.40
	E1	1.21	1.26	1.31
	е	0.60	0.65	0.70
	e1	1.20	1.30	1.40
	L	0.26	0.33	0.46
	L1		0.52REF	
<u>2</u>	М	0.10	0.15	0.20
	K	0	_	0.20
	9	0.	_	8*
	91	10°	12°	14⁺
	<b>9</b> 2	10*	12*	14*